arc/notes
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

vault backup: 2025-02-03 11:29:24

Browse Source
This commit is contained in:
arc 2025-02-03 11:29:24 -07:00
parent 70f2be9fcb
commit 1e688a3614
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
education/computer engineering/ECE2700/Verilog/Modules.md
View File

@ -83,4 +83,6 @@ module test(a, b, c);
output [7:0] c; output [7:0] c;
// -------- snip --------- // -------- snip ---------
endmodule endmodule
``` ```
# Instantiation