vault backup: 2025-02-03 11:29:24 · 1e688a3614 - notes - 47c.in: Git

arc/notes

0 Fork 0

arc committed 2025-02-03 11:29:24 -07:00

1 parent 70f2be9fcb

commit 1e688a3614

1 file changed

+3 -1

									
										education/computer engineering/ECE2700/Verilog/Modules.md
									
		+3
		-1
	
												View File
												
				@@ -83,4 +83,6 @@ module test(a, b, c);

					output [7:0] c;

					// -------- snip ---------

				endmodule

				```

				```

				# Instantiation