arc/notes
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

vault backup: 2025-01-27 10:47:59

Browse Source
This commit is contained in:
arc 2025-01-27 10:47:59 -07:00
parent 0acfe2ddd3
commit 46f7a2c9b5
1 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
education/computer engineering/ECE2700/Verilog.md
View File

@ -56,7 +56,4 @@ endmodule
- Initialize Inputs - Initialize Inputs
- Wait - Wait
- Test every possible combination of inputs and validate that the outputs are correct - Test every possible combination of inputs and validate that the outputs are correct
- Debug output can be displayed with `$display("Hello world");`
- $\$display("Hello, world)$