notes/education/computer engineering/ECE2700/Verilog.md
2025-01-17 14:58:02 -07:00

16 lines
431 B
Markdown

## Boolean Engineering
- Truth tables
- Only practical for small circuits
- Schematic capture
- Using CAD to place logic gates on a virtual canvas
- Facilitates *hierarchical design*
- Good for larger circuits
- Don't scale well for very large circuits
- Hardware Description Languages
- Enables hierarchical design
- Standardized by IEEE
- Design is more portable
- Usable in combination with schematic design
# Verilog