arc/notes
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

vault backup: 2025-02-03 13:13:54

Browse Source
This commit is contained in:
arc 2025-02-03 13:13:54 -07:00
parent 0154999092
commit b81328a442
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
education/computer engineering/ECE2700/Homework/Homework 2.md
View File

@ -1,6 +1,10 @@
# Feb 3, 2025 ECE2700; HW 2 Boehme, James
# Feb 3, 2025 | ECE2700; HW 2 | Boehme, James
---
# 1.
## Problem Statement:
## Problem Statement:
> Describe in Verilog, a full adder that accepts the following three one bit inputs: $x$, $y$, and the carry-in bit $c$; and it generates the following two one-bit outputs: the sum bit $sum$ and the carry-out bit $cout$.
> Part a) For the first full-adder design, describe the $sum$ output using
## Given
## Find